Chapter 1: What’s New in ISE Design Suite
-
-
-
AXI Interconnect LogiCORE IP v1.03.a connects one or more AXI4 memory-
mapped master devices to one AXI4 slave device. The AXI interconnect
supports address widths from 12 to 64 bits with interface data widths of 32,
64, 128, 256, 512, or 1024 bits. Users can now implement a DDR2 or DDR3
SDRAM multi-port memory controller using MIG and AXI Interconnect IP
from CORE Generator.
AXI Bus Functional Model (BFM) v1.9 solution, created for Xilinx by
Cadence? Design Systems, enables Xilinx customers to verify and simulate
communication with AXI-based IP that is being developed. The AXI BFM IP
in CORE Generator delivers test-benches examples and script examples that
demonstrate the use of the BFM test writing APIs for AXI3, AXI4, AXI4-Lite,
and AXI4-Stream masters and slaves.
AXI Direct Memory Access (DMA) LogiCORE IP v4.00.a provides a flexible
interface for transferring packet data between system memory (AXI4) and
AXI4-Stream target IP. The AXI DMA provides optional support of
Scatter/Gather for off-loading processor management of DMA transfers and
descriptor queuing for pre-fetching transfer descriptors to enable
uninterrupted transfer requests by the primary DMA controllers.
?
Audio, Video, and Image Processing IP
-
-
Video Timing Controller v3.0 now supports AXI4-Lite interface and Virtex-7,
Kintex-7 device family
Triple Rate SDI has introduced support for Spartan?-6
?
DSP Building Blocks
-
-
Floating-Point Operator v6.0 now supports AXI4-Stream interface, two new
operators reciprocal (1/x) and reciprocal square root (1/sqrt(x)), bit accurate
C-model and VHDL test bench
CIC Compiler v3.0 now supports AXI4-Stream interface and VHDL test
bench
?
Standard Bus Interfaces and I/O
-
32-bit and 64-bit Initiator/Target for PCI now supports Virtex-7 and Kintex-7
?
Additional IP supporting AXI4 Interfaces
?
?
?
?
The latest versions of CORE Generator IP have been updated with Production
AXI4 interface support. For more detailed AXI IP support information see
In general, the AXI4 interface is supported by the latest version of an IP, for
Virtex-7, Kintex-7, Virtex-6 and Spartan-6 device families. Older "Production"
versions of IP continue to support the legacy interface for the respective core on
Virtex-6, Spartan-6, Virtex-5, Virtex-4 and Spartan-3 device families only.
For general information on Xilinx AXI4 support, see
A comprehensive listing of cores that have been updated in the Release 13 can be
?
PlanAhead IP Design Flow Enhancements
?
Enhancement added to inform user about availability of updated versions of IP
used in their design.
12
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.2)
相关PDF资料
EF-VIVADO-HLS-FL VIVADO HLS, FLOATING LICENSE
EFM32-GXXX-PTB BOARD PROTOTYPING FOR EFM32
EFS315 FUSE INDUST 315A 415V BS IEC
EHBNCSCB CONN EH BNC T/H SOLDER CUP BLK
EHE004 BOARD ENERGY HARVESTING
EHFW2BPKG CONN EEE1394 FMALE T/H BLK 4-40
EHFWX2X CONN FIREWIRE FEEDTHROUGH
EHHD15FF CONN DSUB 15PIN FMAL-FMAL NICKEL
相关代理商/技术参数
EF-ISE-SYSTEM-NL 功能描述:SOFTWARE ISE SYS EDITION RoHS:是 类别:编程器,开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
EFJ02-001M 制造商:Black Box Corporation 功能描述:TOSLINK TO MINI PLUG PATCH COR
EFJ04-001M 制造商:Black Box Corporation 功能描述:PREMIUM GRADE DIGITAL OPTICAL CABLE 1 METER
EFJ10 制造商:Black Box Corporation 功能描述:TOSLINK to TOSLINK Coupler
EFJ1001-3PB8 功能描述:控制开关 EFJ1001-3PB8 RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格:
EFJ1002-2PB8 功能描述:控制开关 ENCL 2POLE 100AFUSED DISC SWITCH RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格:
EFJ1002-3PB8 功能描述:控制开关 EFJ1002-3PB8 RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格:
EFJ1002-3TB8 功能描述:控制开关 TRANSFR DISCON FUSED RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格: